

Lectures 3 and 4 – Chip Planning

- 3.1 Introduction to Floorplanning
- 3.2 Optimization Goals in Floorplanning
- 3.3 Terminology

3.4 Floorplan Representations

- 3.4.1 Floorplan to a Constraint-Graph Pair
- 3.4.2 Floorplan to a Sequence Pair
- 3.4.3 Sequence Pair to a Floorplan


3.5 Floorplanning Algorithms

- 3.5.1 Floorplan Sizing
- 3.5.2 Cluster Growth
- 3.5.3 Simulated Annealing
- 3.5.4 Integrated Floorplanning Algorithms
- 3.6 Pin Assignment

3.7 Power and Ground Routing


- 3.7.1 Design of a Power-Ground Distribution Network
- 3.7.2 Planar Routing
- 3.7.3 Mesh Routing

3.1 Introduction




Hierarchical Design


- Blocks are obtained after partitioning
- Need to:
 - Put the blocks together.
 - Design each block.
- Which step should go first?



Hierarchical Design

- How to put the blocks together without knowing their shapes and I/O pin positions
 - Blocks are not yet designed
- If we design the blocks first, those blocks may not form a tight packing.






Floorplanning v.s. Placement

- Both determine block positions to optimize the circuit performance.
- Floorplanning:

- Details like shapes of blocks, I/O pin positions, etc. are not yet fixed (blocks with flexible shape are called soft blocks).

• Placement:

– Details like module shapes and I/O pin positions are fixed (blocks with no flexibility in shape are called hard blocks).




3.1 Introduction

Example

Given: Three blocks with the following potential widths and heights Block A: w = 1, h = 4 or w = 4, h = 1 or w = 2, h = 2Block B: w = 1, h = 2 or w = 2, h = 1Block C: w = 1, h = 3 or w = 3, h = 1

Task: Floorplan with minimum total area enclosed




3.1 Introduction

Example

Given: Three blocks with the following potential widths and heights Block A: w = 1, h = 4 or w = 4, h = 1 or w = 2, h = 2Block B: w = 1, h = 2 or w = 2, h = 1Block C: w = 1, h = 3 or w = 3, h = 1

Task: Floorplan with minimum total area enclosed



3.1 Introduction


Example Given: Three blocks with the following potential widths and heights Block A: w = 1, h = 4 or w = 4, h = 1 or w = 2, h = 2Block B: w = 1, h = 2 or w = 2, h = 1Block C: w = 1, h = 3 or w = 3, h = 1

Task: Floorplan with minimum total area enclosed




Solution: Aspect ratios Block A with w = 2, h = 2; Block B with w = 2, h = 1; Block C with w = 1, h = 3


This floorplan has a global bounding box with minimum possible area (9 square units).




Wire Length Estimation

- Exact wire length of each net is not known until routing is done.
- In floorplanning, even pin positions are not known yet.
- Some possible wire length estimations:
 - Center-to-center estimation
 - Half-perimeter estimation







3.3 Terminology


- A rectangular dissection is a division of the chip area into a set of *blocks* or non-overlapping rectangles.
- A slicing floorplan is a rectangular dissection
 - Obtained by repeatedly dividing each rectangle, starting with the entire chip area, into two smaller rectangles
 - Horizontal or vertical cut line.
- A slicing tree or slicing floorplan tree is a binary tree with k leaves and k 1 internal nodes
 - Each leaf represents a block
 - Each internal node represents a horizontal or vertical cut line.


VLSI Physical Design: From Graph Partitioning to Timing Closure


<page-header><section-header><section-header><section-header><complex-block><image>

Slicing Trees

- PostOrder Polish Expression Traversal
- ij+
 - Rectangle *i* on bottom of *j*
- ij*
 - Rectangle *i* on the left of *j*










Polish Expression (PE)

- A postorder traversal of the slicing tree:
 - 1. Left sub-tree
 - -2. Right sub-tree
 - 3. Current root
- For n blocks, a PE contains n operands (blocks) and n-1 operators (*, +).
- One slicing floorplan can have more than one slicing tree (and hence more than one PE). Redundancy exists, which is not good.




3.3 Terminology





3.3 Terminology In a vertical constraint graph (VCG), node weights represent the heights • of the corresponding blocks. Two nodes v_i and v_i , with corresponding blocks m_i and m_i , are connected with a directed edge from v_i to v_i if m_i is below m_i . In a horizontal constraint graph (HCG), node weights represent the widths • of the corresponding blocks. Two nodes v_i and v_i , with corresponding blocks m_i and m_i , are connected with a directed edge from v_i to v_i if m_i is to the left of m_i . The longest path(s) in the VCG / HCG correspond(s) to the minimum vertical / • horizontal floorplan span required to pack the blocks (floorplan height / width). A constraint-graph pair is a floorplan representation that consists of two • directed graphs - vertical constraint graph and horizontal constraint graph which capture the relations between block positions.



3.3 Terminology

Sequence pair

- Two permutations represent geometric relations between every pair of blocks
 - if a appears before b in both S_+ and S_- , then a is to the left of b
 - if a appears before b in S+ but not in S_, then a is above b




Sequence pair

- Two permutations represent geometric relations between every pair of blocks
 - if a appears before b in both S₊ and S₋, then a is to the left of b
 - if a appears before b in S+ but not in S_, then a • is above b
- Horizontal and vertical relations between blocks A • and B:

 $(\dots A \dots B \dots, \dots A \dots B \dots) \rightarrow A$ is left of B $(\dots A \dots B \dots, \dots B \dots A \dots) \rightarrow A$ is above B $(\dots B \dots A \dots, \dots A \dots B \dots) \rightarrow A$ is below B $(\dots B \dots A \dots, \dots B \dots A \dots) \rightarrow A$ is right of B





Floorplan Representations Introduction to Floorplanning 3.1

3.4

3.4 **Floorplan Representations**


- 3.4.1 Floorplan to a Constraint-Graph Pair
- 3.4.2 Floorplan to a Sequence Pair
- 3.4.3 Sequence Pair to a Floorplan
- 3.5 Floorplanning Algorithms
 - 3.5.1 Floorplan Sizing

 - 3.5.4 Integrated Floorplanning Algorithms
- 3.7
 - 3.7.1 Design of a Power-Ground Distribution Network

 - 3.7.3 Mesh Routing


3.4.1 Floorplan to a Constraint-Graph Pair


- Create nodes for every block
- In addition, create a source node and a sink one



3.4.1 Floorplan to a Constraint-Graph Pair


- Create nodes for every block.
- In addition, create a source node and a sink one.
- Add a directed edge (A,B) if Block A is below/left of Block B. (HCG)






3.4.1 Floorplan to a Constraint-Graph Pair

- Create nodes for every block.
- In addition, create a source node and a sink one.
- Add a directed edge (A,B) if Block A is below/left of Block B. (HCG)
- Remove the redundant edges that can be derived from other edges by transitivity.





3.4.3 Sequence Pair to a Floorplan

- Start with the bottom left corner
- Define a *weighted sequence* as a sequence of blocks based on width
 - Each block *B* has its own width w(B)
- Old (traditional) algorithm: find the longest path through edges $(O(n^2))$
- Newer approach: find the *longest common subsequence* (LCS)
 - Given two weighted sequences S_1 and S_2 , the $LCS(S_1, S_2)$ is the longest sequence found in both S_1 and S_2
 - The length of $LCS(S_1, S_2)$ is the sum of weights
- For block placement:
 - $LCS(S_+, S_-)$ returns the x-coordinates of all blocks
 - $LCS(S_{+}^{R}, S_{-})$ returns the y-coordinates of all blocks (S_{+}^{R}) is the reverse of S_{+}
 - The length of $LCS(S_{+},S_{-})$ and $LCS(S_{+}^{R},S_{-})$ is the width and height, respectively

3.4.3 Sequence Pair to a Floorplan

Algorithm: Longest Common Subsequence (LCS)

sequences S_1 and S_2 , weights of *n* blocks weights Input:

Output: positions of each block positions, total span L

// initialization **1.** for (i = 1 to n)2. $block_order[S_2[i]] = i$ $3. \quad lengths[i] = 0$ **4.** for (i = 1 to n)// current block 5. $block = S_1[i]$ index = block_order[block] 6. 7. positions[block] = lengths[index] // compute *block* position 8. *t* span = positions[block] + weights[block] // finds length of sequence // from beginning to *block* 9. // update total length for (j = index to n)10. **if** (*t_span* > lengths[*j*]) lengths[*j*] = *t_span* 11. else break **12**. L = lengths[n]// total length is stored here

3.5 Floorplanning Algorithms

- 3.1 Introduction to Floorplanning
- 3.2 Optimization Goals in Floorplanning
- 3.3 Terminology
- 3.4 Floorplan Representations
 - 3.4.1 Floorplan to a Constraint-Graph Pair
 - 3.4.2 Floorplan to a Sequence Pair
 - 3.4.3 Sequence Pair to a Floorplan

3.5 Floorplanning Algorithms

- 3.5.1 Floorplan Sizing
- 3.5.2 Cluster Growth
- 3.5.3 Simulated Annealing

3.5.4 Integrated Floorplanning Algorithms

3.6 Pin Assignment

3.7 Power and Ground Routing

- 3.7.1 Design of a Power-Ground Distribution Network
- 3.7.2 Planar Routing
- 3.7.3 Mesh Routing

VLSI Physical Design: From Graph Partitioning to Timing Closure


3.5 Floorplanning Algorithms


Common Goals


• To minimize the total length of interconnect, subject to an upper bound on the floorplan area

or

• To simultaneously optimize both wire length and area













This algorithm finds the **minimum floorplan area** for a given slicing floorplan in polynomial time. For non-slicing floorplans, the problem is NP-hard.


- Construct the shape functions of all individual blocks
- Bottom up: Determine the shape function of the top-level floorplan from the shape functions of the individual blocks
- Top down: From the corner point that corresponds to the minimum top-level floorplan area, trace back to each block's shape function to find that block's dimensions and location.













3.5.1 Floorplan Sizing – Example Step 1: Construct the shape functions of the blocks h 3 Block A: 5 5 3 6 4 Block B: $h_A(w)$ 4 2 2 2 4 2 4 6 w







3.5.1 Floorplan Sizing – Example


Step 2: Determine the shape function of the top-level floorplan (vertical)




Step 2: Determine the shape function of the top-level floorplan (vertical)











3.5.1 Floorplan Sizing – Example Step 2: Determine the shape function of the top-level floorplan (vertical) 3 x 9 h h 8 8 4 x 7 6 6 $h_{\rm C}(w)$ 4 4 $h_A(w)$ $h_{A}(w)$ 5 x 5 2 2 $h_{\rm B}(w)$ $h_{\rm B}(w)$ ≁ 2 2 6 6 4 4 W w




Step 2: Determine the shape function of the top-level floorplan (vertical)


3.5.1 Floorplan Sizing – Example





















3.5.2 Cluster Growth


- Iteratively add blocks to the cluster until all blocks are assigned
- Only the different orientations of the blocks instead of the shape / aspect ratio are taken into account
- Linear ordering to minimize total wirelength of connections between blocks





3.5.2 Cluster Growth – Linear Ordering


- New nets have no pins on any block from the partially-constructed ordering
- Terminating nets have no other incident blocks that are unplaced
- Continuing nets have at least one pin on a block from the partially-constructed ordering and at least one pin on an unordered block























Iteration #	Block	New Nets	Terminating Nets	Gain	Continuing Nets
0	A	N_1, N_2, N_3		-3	
1	В	N ₄	N ₁	0	
	С	N ₅		-1	N ₃
	D	N_4, N_5, N_6	N ₂	-2	
	Е	$N_4, N_5, N_6 \\ N_5, N_6$		-2	N ₃
2	С	N ₅		Ţ	N ₃
	D	N_5, N_6	N ₂ ,N ₄	(0)	
	Е	N_5, N_6 N_5, N_6		-2	N ₃





Iteration #	Block	New Nets	Terminating Nets	Gain	Continuing Nets
0	Α	N_{1}, N_{2}, N_{3}		-3	
1	B C D	$egin{array}{c} N_4 \ N_5 \ N_4, N_5, N_6 \end{array}$	N ₁ N ₂	0 -1 -2	 N ₃
	Ē	N ₅ ,N ₆		-2	N ₃
2	C D E	N ₅ N ₅ ,N ₆ N ₅ ,N ₆	 N ₂ ,N ₄ 	-1 0 -2	N ₃ N ₃
3	C E		 N ₆	0 1	N ₃ ,N ₅ N ₃ ,N ₅
4	С		N ₃ ,N ₅	2	

3.5.2 Cluster Growth – Linear Ordering (Example)



3.5.2 Cluster Growth – Algorithm


Input: set of all blocks *M*, cost function *C* **Output:** optimized floorplan *F* based on *C*

F = Ø


order = LINEAR_ORDERING(M) // generate
for (i = 1 to |order|)
 curr_block = order[i]
 ADD_TO_FLOORPLAN(F,curr_block,C) // find locati
 if in the second seco


// generate linear ordering


- // find location and orientation
- // of curr_block that causes
- // smallest increase based on
- // C while obeying constraints





- Begins with an initial (arbitrary) solution and seeks to incrementally improve the objective function.
- During each iteration, a local neighborhood of the current solution is considered. A new candidate solution is formed by a small perturbation of the current solution.
- Unlike greedy algorithms, SA algorithms can accept candidate solutions with higher cost.















VLSI Physical Design: From Graph Partitioning to Timing Closure



3.5.3 Simulated Annealing – Algorithm

Input: initial solution <i>init_sol</i> Output: optimized new solution <i>curr_sol</i>		
$\begin{array}{l} T = T_0 \\ i = 0 \end{array}$	// initialization	
curr sol = init sol		
curr cost = COST(curr sol)		
while $(T > T_{min})$		
while (stopping criterion is not met)		
i = i + 1		
(a _i ,b _i) = SELECT_PAIR(<i>curr_sol</i>)	// select two objects to perturb	
$trial_sol = TRY_MOVE(a_i, b_i)$	// try small local change	
trial_cost = COST(trial_sol)		
$\triangle cost = trial_cost - curr_cost$	//·c.	
if $(\Delta cost < 0)$	// if there is improvement,	
curr_cost = trial_cost	// update the cost and	
<i>curr_sol</i> = MOVE(<i>a_i</i> , <i>b_i</i>) else	// execute the move	
r = RANDOM(0,1)	// random number [0,1]	
if $(r < e^{-\Delta cost/T})$	// if it meets threshold,	
curr cost = trial cost	// update the cost and	2011 Springer Verlag
$curr sol = MOVE(a_i, b_i)$	// execute the move	2011
$T = \alpha \cdot T$	// 0 < α < 1, <i>T</i> reduction	
V/I CI Deviced Decigns From Crank Destitioning to Timing Cleasure	Chapter 2: Chip Dispuiss	70

/LSI Physical Design: From Graph Partitioning to Timing Closure

3.6 Pin Assignment

- 3.1 Introduction to Floorplanning
- 3.2 Optimization Goals in Floorplanning
- 3.3 Terminology
- 3.4 Floorplan Representations
 - 3.4.1 Floorplan to a Constraint-Graph Pair
 - 3.4.2 Floorplan to a Sequence Pair
 - 3.4.3 Sequence Pair to a Floorplan

3.5 Floorplanning Algorithms

- 3.5.1 Floorplan Sizing
- 3.5.2 Cluster Growth
- 3.5.3 Simulated Annealing
- 3.5.4 Integrated Floorplanning Algorithms

3.6 Pin Assignment


- 3.7 Power and Ground Routing
 - 3.7.1 Design of a Power-Ground Distribution Network
 - 3.7.2 Planar Routing
 - 3.7.3 Mesh Routing


VLSI Physical Design: From Graph Partitioning to Timing Closure


<section-header><page-header><page-header><text><image><image>


/LSI Physical Design: From Graph Partitioning to Timing Closur




























3.6 Pin Assignment





3.7 Power and Ground Routing

- 3.1 Introduction to Floorplanning
- 3.2 Optimization Goals in Floorplanning
- 3.3 Terminology
- 3.4 Floorplan Representations
 - 3.4.1 Floorplan to a Constraint-Graph Pair
 - 3.4.2 Floorplan to a Sequence Pair
 - 3.4.3 Sequence Pair to a Floorplan


3.5 Floorplanning Algorithms


- 3.5.1 Floorplan Sizing
- 3.5.2 Cluster Growth
- 3.5.3 Simulated Annealing
- 3.5.4 Integrated Floorplanning Algorithms
- 3.6 Pin Assignment


3.7 Power and Ground Routing

- 3.7.1 Design of a Power-Ground Distribution Network
- 3.7.2 Planar Routing
- 3.7.3 Mesh Routing


VLSI Physical Design: From Graph Partitioning to Timing Closure







3.7 Power and Ground Routing



3.7 Power and Ground Routing

Mesh routing


Step 1: Creating a ring


 A ring is constructed to surround the entire core area of the chip, and possibly individual blocks.

Step 2: Connecting I/O pads to the ring

- Step 3: Creating a mesh
 - A power mesh consists of a set of stripes at defined pitches on two or more layers
- Step 4: Creating Metal1 rails
 - Power mesh consists of a set of stripes at defined pitches on two or more layers

Step 5: Connecting the Metal1 rails to the mesh





Summary of Chapter 3 – Objectives and Terminology

- Traditional floorplanning
 - Assumes area estimates for top-level circuit modules
 - Determines shapes and locations of circuit modules
 - Minimizes chip area and length of global interconnect
- Additional aspects
 - Assigning/placing I/O pads
 - Defining channels between blocks for routing and buffering
 - Design of power and ground networks
 - Estimation and optimization of chip timing and routing congestion
- Fixed-outline floorplanning
 - Chip size is fixed, focus on interconnect optimization
 - Can be applied to individual chip partitions (hierarchically)
- Structure and types of floorplans
 - Slicing versus non-slicing, the wheels
 - Hierarchical
 - Packed
 - Zero-deadspace

VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 3: Chip Planning

Summary of Chapter 3 – Data Structures for Floorplanning

- Slicing trees and Polish expressions
 - Evaluating a floorplan represented by a Polish expression
- Horizontal and vertical constraint graphs
 - A data structure to capture (non-slicing) floorplans
 - Longest paths determine floorplan dimensions
- Sequence pair
 - An array-based data structure that captures the information
 - contained in H+V constraint graphs
 - Makes constraint graphs unnecessary in practice
- Floorplan sizing
 - Shape-function arithmetic
 - An algorithm for slicing floorplans

Summary of Lectures 3 and 4– Algorithms for Floorplanning

- Cluster growth
 - Simple, fast and intuitive
 - Not competitive in practice
- Simulated annealing
 - Stochastic optimization with hill-climbing
 - Many details required for high-quality implementation (e.g., temperature schedule)
 - Difficult to debug, fairly slow
 - Competitive in practice
- Pin assignment
 - Peripheral I/Os versus area-array I/Os
 - Given "ideal locations", project them onto perimeter and shift around, while preserving initial ordering
- Power and ground routing
 - Planar routing in channels between blocks
 - Can form rings around blocks to increase current supplied and to improve reliability
 - Mesh routing

VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 3: Chip Planning

101