




- 2.1 Introduction
- 2.2 Terminology
- 2.3 Optimization Goals
- 2.4 Partitioning Algorithms
 - 2.4.1 Kernighan-Lin (KL) Algorithm
 - 2.4.2 Extensions of the Kernighan-Lin Algorithm
 - 2.4.3 Fiduccia-Mattheyses (FM) Algorithm
- 2.5 Framework for Multilevel Partitioning
 - 2.5.1 Clustering
 - 2.5.2 Multilevel Partitioning
- 2.6 System Partitioning onto Multiple FPGAs


2.1 Introduction




VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 2: Netlist and System Partitioning

2.1 Introduction





2.3 Optimization Goals

- Given a graph G(V,E) with |V| nodes and |E| edges where each node v ∈ V and each edge e ∈ E.
- Each node has area s(v) and each edge has cost or weight w(e).
- The objective is to divide the graph *G* into *k* disjoint subgraphs such that all optimization goals are achieved and all original edge relations are respected.

- In detail, what are the optimization goals?
 - Number of connections between partitions is minimized
 - Each partition meets all design constraints (size, number of external connections..)
 - Balance every partition as well as possible
- How can we meet these goals?
 - Unfortunately, this problem is NP-hard
 - Efficient heuristics are developed in the 1970s and 1980s.
 They are high quality and in low-order polynomial time.

VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 2: Netlist and System Partitioning 7

Classification of Partitioning Algorithms

- Constructive algorithms versus iterative improvement algorithms
- Deterministic versus probabilistic algorithms

Some Terminology


- Partitioning: Dividing bigger circuits into a small number of partitions (top down)
- Clustering: cluster small cells into bigger clusters (bottom up).
- Covering / Technology Mapping: Clustering such that each partitions (clusters) have some special structure (e.g., can be implemented by a cell in a cell library).
- k-way Partitioning: Dividing into k partitions.
- Bipartitioning: 2-way partitioning.
- Bisectioning: Bipartitioning such that the two partitions have the same size.

VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 2: Netlist and System Partitioning

Circuit Representation

- Netlist:
 - Gates: A, B, C, D
 - Nets: {A,B,C}, {B,D}, {C,D}
- Hypergraph:
 - Vertices: A, B, C, D
 - Hyperedges: {A,B,C}, {B,D}, {C,D}
 - Vertex label: Gate size/area
 - Hyperedge label:
 - Importance of net (weight)



Bi-partitioning problem

- Also known as min cut partitioning
- Number of partitions = 2
- Minimize the nets crossing the partitions
- Size of the two partitions is equal
- Given a graph with N nodes, calculate the number of different bi-partitions!


VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 2: Netlist and System Partitioning


Circuit Partitioning Formulation

Bi-partitioning formulation:

Minimize interconnections between partitions



- Minimum cut: min c(x, x')
- \ll minimum bisection: min c(x, x') with |x| = |x'|
- * minimum ratio-cut: min c(x, x') / |x||x'|



Min-cut size=13 Min-Bisection size = 300 Min-ratio-cut size= 19

Ratio-cut helps to identify natural clusters

VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 2: Netlist and System Partitioning

Circuit Partitioning Formulation (Cont'd)

- General multi-way partitioning formulation:
- Partitioning a network N into N₁, N₂, ..., N_k such that
- Each partition has an area constraint

$$\sum_{v \in N_i} a(v) \le A_i$$

• Each partition has an I/O constraint

$$c(N_i, N-N_i) \leq I_i$$

Minimize the total interconnection:

$$\sum_{N_i} c(N_i, N - N_i)$$

Iterative Partitioning Algorithms

Greedy iterative improvement method [Kernighan-Lin 1970]

[Fiduccia-Mattheyses 1982] [krishnamurthy 1984]

Simulated Annealing [Kirkpartrick-Gelatt-Vecchi 1983]

[Greene-Supowit 1984]


Chapter 2 – Netlist and System Partitioning 2.1 Introduction 2.2 Terminology 2.4 Partitioning Algorithms 2.4.1 Kernighan-Lin (KL) Algorithm 2.4.2 Extensions of the Kernighan-Lin Algorithm 2.4.3 Fiduccia-Mattheyses (FM) Algorithm 2.5 Framework for Multilevel Partitioning 2.5.1 Clustering 2.5.2 Multilevel Partitioning 2.6 System Partitioning onto Multiple FPGAs

2.4.1 Kernighan-Lin (KL) Algorithm

"An Efficient Heuristic Procedure for Partitioning Graphs," The Bell System Tech. Journal, 49(2):291-307, 1970

Given: A graph with 2n nodes where each node has the same weight.

Goal: A partition (division) of the graph into two disjoint subsets *A* and *B* with minimum cut cost and |A| = |B| = n.



VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 2: Netlist and System Partitioning 17

2.4.1 Kernighan-Lin (KL) Algorithm – Terminology

Cost D(v) of moving a node v


$$D(v) = |E_{\rm c}(v)| - |E_{\rm nc}(v)|$$
,

where

 $E_{\rm c}(v)$ is the set of *v*'s incident edges that are cut by the cut line, and

 $E_{nc}(v)$ is the set of *v*'s incident edges that are not cut by the cut line.

High costs (D > 0) indicate that the node should move, while low costs (D < 0) indicate that the node should stay within the same partition.



2.4.1 Kernighan-Lin (KL) Algorithm – Terminology

Gain of swapping a pair of nodes a and b

$$\Delta g = D(a) + D(b) - 2 \cdot c(a,b),$$


where

- D(a), D(b) are the respective costs of nodes a, b
- c(a,b) is the connection weight between a and b:
 If an edge exists between a and b,
 then c(a,b) = edge weight (here 1),
 otherwise, c(a,b) = 0.

The gain Δg indicates how useful the swap between two nodes will be

The larger Δg , the more the total cut cost will be reduced

VLSI Physical Design: From Graph Partitioning to Timing Closure



Chapter 2: Netlist and System Partitioning 19

2.4.1 Kernighan-Lin (KL) Algorithm – Terminology

Gain of swapping a pair of nodes *a* and *b*


$$\Delta g = D(a) + D(b) - 2 \cdot c(a,b),$$

where


- *D*(*a*), *D*(*b*) are the respective costs of nodes *a*, *b*
- c(a,b) is the connection weight between a and b:
 If an edge exists between a and b,
 then c(a,b) = edge weight (here 1),
 otherwise, c(a,b) = 0.

$$\Delta g(3,7) = D(3) + D(7) - 2 \cdot c(a,b) = 2 + 1 - 2 = 1$$

=> Swapping nodes 3 and 7 would reduce the cut size by 1



2.4.1 Kernighan-Lin (KL) Algorithm – Terminology



2.4.1 Kernighan-Lin (KL) Algorithm – Terminology

Gain of swapping a pair of nodes a and b

The goal is to find a pair of nodes *a* and *b* to exchange such that Δg is maximized and swap them.

2.4.1 Kernighan-Lin (KL) Algorithm – Terminology

Maximum positive gain G_m of a pass

The maximum positive gain G_m corresponds to the best prefix of *m* swaps within the swap sequence of a given pass.

These *m* swaps lead to the partition with the minimum cut cost encountered during the pass.

 G_m is computed as the sum of Δg values over the first *m* swaps of the pass, with *m* chosen such that G_m is maximized.


$$G_m = \sum_{i=1}^m \Delta g_i$$

VLSI Physical Design: From Graph Partitioning to Timing Closure

```
Chapter 2: Netlist and System Partitioning 23
```

2.4.1 Kernighan-Lin (KL) Algorithm – One pass


Step 0: V = 2n nodes {A, B} is an initial arbitrary partitioning Step 1: — *i* = 1 Compute D(v) for all nodes $v \in V$ Step 2: Choose a_i and b_i such that $\Delta g_i = D(a_i) + D(b_i) - 2 \cdot c(a_i b_i)$ is maximized Swap and fix a_i and b_i Step 3: If all nodes are fixed, go to Step 4. Otherwise Compute and update D values for all nodes that are connected to a_i and b_i and are not fixed. *i* = *i* + 1 Go to Step 2 Step 4: - Find the move sequence 1...m (1 \le m \le i), such that $G_m = \sum_{i=1}^m \Delta g_i$ is maximized If $G_m > 0$, go to Step 5. Otherwise, END Step 5: Execute *m* swaps, reset remaining nodes Go to Step 1





Cut cost: 9 Not fixed: 1,2,3,4,5,6,7,8


VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 2: Netlist and System Partitioning 25











VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 2: Netlist and System Partitioning 29

2.4.1 Kernighan-Lin (KL) Algorithm – Example 5 2 6 3 8 Cut cost: 9 Cut cost: 6 Not fixed: Not fixed: 1,2,3,4,5,6,7,8 1,2,4,6,7,8 D(1) = -1D(1) = 1D(6) = 2*D*(5) = 1 D(2) = 1D(6) = 2D(2) = -1D(7)=-1 D(7) = 1D(3) = 2D(4) = 3D(8)=-1 D(4) = 1D(8) = 1 $\Delta g_1 = 2 + 1 - 0 = 3$ Swap (3,5) $G_1 = \Delta g_1 = 3$ Chapter 2: Netlist and System Partitioning 30



2.4.1 Kernighan-Lin (KL) Algorithm – Example 5 5 1 2 6 6 3 3 8 4 8 Cut cost: 9 Cut cost: 6 Cut cost: 1 Cut cost: 7 Not fixed: Not fixed: Not fixed: Not fixed: 1,2,3,4,5,6,7,8 2,8 1,2,4,6,7,8 1,2,7,8 D(1) = 1D(5) = 1 D(1) = -1D(6) = 2D(1) = -3 - D(7) = -3D(2) = 1D(6) = 2D(2) = -1D(7)=-1 D(2) = -3D(8)=-3 Nodes that lead to D(7) = 1D(3) = 2D(4) = 3D(8)=-1 maximum gain D(4) = 1D(8) = 1Gain after node swapping $\Delta g_1 = 2 + 1 - 0 = 3$ $\Delta g_2 = 3+2-0 = 5$ $\Delta g_3 = -3 - 3 - 0 = -6$ Swap (3,5) Swap (4,6) Swap (1,7) Gain in the current pass $G_3 = G_2 + \Delta g_3 = 2$ $G_1 = \Delta g_1 = 3$ $G_2 = G_1 + \Delta g_2 = 8$




VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 2: Netlist and System Partitioning 33


2.4.1 Kernighan-Lin (KL) Algorithm – Example D(1) = 1*D*(5) = 1 D(1) = -1*D*(6) = 2 *D*(1) = -3 D(7)=-3 D(2) = -1D(8)=-1 D(2) = 1D(6) = 2D(2) = -1D(7)=-1 D(2) = -3D(8)=-3 D(3) = 2D(7) = 1D(4) = 3D(8)=-1 D(4) = 1D(8) = 1 $\Delta g_1 = 2 + 1 - 0 = 3$ $\Delta g_2 = 3+2-0 = 5$ $\Delta g_3 = -3 - 3 - 0 = -6$ $\Delta g_4 = -1 - 1 - 0 = -2$ Swap (3,5) Swap (4,0) Swap (1,7) Swap (2,8) $G_2 = G_1 + \Delta g_2 = 8$ $G_4 = G_3 + \Delta g_4 = 0$ $G_1 = \Delta g_1 = 3$ $G_3 = G_2 + \Delta g_3 = 2$

Maximum positive gain $G_m = 8$ with m = 2.



Kernighan-Lin Algorithm

Algorithm: Kernighan-Lin(G) Input: $G = (V, E), V = 2n$.	
Output: Balanced bi-partition A and B with "small" cut cost.	
1 begin 2 Bipartition G into A and B such that $ V_A = V_B $, $V_A \cap V_B = Q$ and $V_A \cup V_B = V$. 3 repeat 4 Compute D_v , $\forall v \in V$. 5 for <i>i</i> =1 to <i>n</i> do 6 Find a pair of unlocked vertices $v_{ai} \in V_A$ and $v_{bi} \in V_B$ when exchange makes the largest decrease of smallest increations: 7 Mark v_{ai} and v_{bi} as locked, store the gain \hat{g}_i , and comp D_v , for all unlocked $v \in V$; 8 Find <i>k</i> , such that $G_k = \sum_{i=1}^{i} \hat{g}_i$ is maximized; 9 if $G_k > 0$ then 10 Move v_{ai} ,, v_{ak} from V_A to V_B and v_{bi} ,, v_{bk} from V_B to 11 Unlock $v, \forall v \in V$. 12 until $G_k \leq 0$; 13 end	Ø, /hose nase in cut pute the new
15 end	
	 Line 4: Initial computation of <i>D</i>: O(n²) Line 5: The for-loop: O(n) The body of the loop: O(n²). Lines 67: Step <i>i</i> takes (n-<i>i</i>+1)² time. Lines 411: Each pass of the repeat loop: O(n³). Suppose the repeat loop terminates after <i>r</i> passes. The total running time: O(rn³). Polynomial-time algorithm?
VLSI Physical Design: From Graph Partitioning to Timing Clo	Chapter 2: Netlist and System Partitioning



- The K-L heuristic handles only unit vertex weights.
 - Vertex weights might represent block sizes, different from blocks to blocks.
 - Reducing a vertex with weight w(v) into a clique with w(v) vertices and edges with a high cost increases the size of the graph substantially.
- The K-L heuristic handles only exact bisections.
 - Need dummy vertices to handle the unbalanced problem.
- The K-L heuristic cannot handle hypergraphs.
 - Need to handle multi-terminal nets directly.
- The time complexity of a pass is high, $O(n^3)$.

VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 2: Netlist and System Partitioning

2.4.2 Extensions of the Kernighan-Lin (KL) Algorithm

- Unequal partition sizes
 - Apply the KL algorithm with only min(|A|, |B|) pairs swapped
 - -May want to insert a dummy node.
- Unequal node weights
 - Try to rescale weights to integers, e.g., as multiples of the greatest common divisor of all node weights
 - Maintain area balance or allow a one-move deviation from balance
- *k*-way partitioning (generating *k* partitions)
 - Apply the KL two-way partitioning algorithm to all possible pairs of partitions
 - Recursive partitioning (convenient when k is a power of two)
 - Direct k-way extensions exist

2.4.3 Fiduccia-Mattheyses (FM) Algorithm

- Modification of KL Algorithm:
 - Can handle non-uniform vertex weights (areas)
 - Allow unbalanced partitions
 - Extended to handle hypergraphs
 - Clever way to select vertices to move, run much faster.

"A Linear-time Heuristics for Improving Network Partitions," 19th DAC, pages 175-181, 1982.

VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 2: Netlist and System Partitioning

2.4.3 Fiduccia-Mattheyses (FM) Algorithm

- Single cells are moved independently instead of swapping pairs of cells --- cannot and do not need to maintain exact partition balance
 - The area of each individual cell is taken into account
 - Applicable to partitions of unequal size and in the presence of initially fixed cells
- Cut costs are extended to include hypergraphs
 - nets with 2+ pins
- While the KL algorithm aims to minimize cut costs based on edges, the FM algorithm minimizes cut costs based on nets
- Nodes and subgraphs are referred to as *cells* and *blocks*, respectively

2.4.3 Fiduccia-Mattheyses (FM) Algorithm

Given: a hypergraph G(V,H) with nodes and *weighted* hyperedges partition size constraints

Goal: to assign all nodes to disjoint partitions, so as to: minimize the total cost (weight) of all cut nets while satisfying *partition size constraints*

This problem is NP-Complete!!!

VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 2: Netlist and System Partitioning 41

2.4.3 Fiduccia-Mattheyses (FM) Algorithm – Terminology


Gain $\Delta g(c)$ for cell c

 $\Delta g(c) = FS(c) - TE(c) ,$

where

the "moving force" FS(c) is the number of nets connected to *c* but not connected to any other cells within *c*'s partition, i.e., cut nets that connect only to *c*, and

the "retention force" TE(c) is the number of *uncut* nets connected to *c*.



The higher the gain $\Delta g(c)$, the higher is the priority to move the cell *c* to the other partition.

A net is *cut* if its cells occupy more than one partition. Otherwise, the net is *uncut* Gain $\Delta g(c)$ for cell c

$$\Delta g(c) = FS(c) - TE(c) ,$$


where


the "moving force" FS(c) is the number of nets connected to *c* but not connected to any other cells within *c*'s partition, i.e., cut nets that connect only to *c*, and

the "retention force" TE(c) is the number of *uncut* nets connected to *c*.

<i>FS</i> (1) = 2	<i>TE</i> (1) = 1	$\Delta g(1) = 1$)
<i>FS</i> (2) = 0	<i>TE</i> (2) = 1	$\Delta g(2) = -1$	
<i>FS</i> (3) = 1	<i>TE</i> (3) = 1	$\Delta g(3) = 0$	
<i>FS</i> (4) = 1	<i>TE</i> (4) = 1	$\Delta g(4) = 0$	
<i>FS</i> (5) = 1	<i>TE</i> (5) = 0	$\Delta g(5) = 1$	
	FS(2) = 0 FS(3) = 1 FS(4) = 1	FS(2) = 0 $TE(2) = 1$ $FS(3) = 1$ $TE(3) = 1$ $FS(4) = 1$ $TE(4) = 1$	$FS(3) = 1$ $TE(3) = 1$ $\Delta g(3) = 0$ $FS(4) = 1$ $TE(4) = 1$ $\Delta g(4) = 0$

VLSI Physical Design: From Graph Partitioning to Timing Closure





Chapter 2: Netlist and System Partitioning 43

2.4.3 Fiduccia-Mattheyses (FM) Algorithm – Terminology

Maximum positive gain G_m of a pass

The maximum positive gain G_m is the cumulative cell gain of *m* moves that produce a minimum cut cost.

 G_m is determined by the maximum sum of cell gains Δg over a prefix of m moves in a pass

$$G_m = \sum_{i=1}^m \Delta g_i$$

Ratio factor

The *ratio factor* is the relative balance between the two partitions with respect to cell area

It is used to prevent all cells from clustering into one partition.

The ratio factor *r* is defined as $r = \frac{area(A)}{area(A) + area(B)}$

where area(A) and area(B) are the total respective areas of partitions A and B

VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 2: Netlist and System Partitioning 45

2.4.3 Fiduccia-Mattheyses (FM) Algorithm – Terminology

Balance criterion - To avoid having all cells migrate to one block

The balance criterion enforces the ratio factor.

To ensure feasibility, the maximum cell area $area_{max}(V)$ must be taken into account.

A partitioning of V into two partitions A and B is said to be balanced if

 $[r \cdot area(V) - area_{max}(V)] \le area(A) \le [r \cdot area(V) + area_{max}(V)]$

Base cell

A base cell is a cell *c* that has the greatest cell gain $\Delta g(c)$ among all free cells, and whose move does not violate the balance criterion.

	Base of	ell			
(Cell 1:	S(1) = 2	TE(1) = 1	$\Delta g(1) = 1$	>
	Cell 2:	FS(2) = 0	<i>TE</i> (2) = 1	$\Delta g(2) = -1$	
	Cell 3:	<i>FS</i> (3) = 1	<i>TE</i> (3) = 1	$\Delta g(3) = 0$	
	Cell 4:	<i>FS</i> (4) = 1	<i>TE</i> (4) = 1	$\Delta g(4) = 0$	

VLSI Physical Design: From Graph Partitioning to Timing Closure

```
Chapter 2: Netlist and System Partitioning 47
```

2.4.3 Fiduccia-Mattheyses (FM) Algorithm - One pass

Step 0: Compute the balance criterion

```
Step 1: Compute the cell gain \Delta g_1 of each cell
```

Step 2: *i* = 1

- Choose base cell c_1 that has maximal gain Δg_1 , move this cell

Step 3:

- Fix the base cell c_i
- Update all cells' gains that are connected to critical nets via the base cell c_i


Step 4:

- If all cells are fixed, go to Step 5. If not:
- Choose next base cell c_i with maximal gain Δg_i and move this cell
- i = i + 1, go to Step 3

Step 5:

- Determine the best move sequence $c_1, c_2, ..., c_m$ ($1 \le m \le i$), so that $G_m = \sum_{i=1}^m \Delta g_i$ is maximized
- If $G_m > 0$, go to Step 6. Otherwise, END

Step 6:




Step 0: Compute the balance criterion


 $[r \cdot area(V) - area_{max}(V)] \le area(A) \le [r \cdot area(V) + area_{max}(V)]$

 $0,375 * 16 - 5 = 1 \le area(A) \le 11 = 0,375 * 16 + 5.$

VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 2: Netlist and System Partitioning 49







Cell1:	<i>FS</i> (Cell_1) = 2	<i>TE</i> (Cell_1) = 1	$\Delta g(\text{Cell}_1) = 1$
Cell 2:	<i>FS</i> (Cell_2) = 0	<i>TE</i> (Cell_2) = 1	$\Delta g(\text{Cell}_2) = -1$
Cell 3:	FS(Cell_3) = 1	<i>TE</i> (Cell_3) = 1	$\Delta g(\text{Cell}_3) = 0$
Cell 4:	<i>FS</i> (Cell_4) = 1	<i>TE</i> (Cell_4) = 1	$\Delta g(\text{Cell}_4) = 0$
Cell 5:	<i>FS</i> (Cell_5) = 1	<i>TE</i> (Cell_5) = 0	<i>∆g</i> (Cell_5) = 1

Step 2: Select the base cell

Possible base cells are Cell 1 and Cell 5 Balance criterion after moving Cell 1: area(A) = area(Cell_2) = 4 Balance criterion after moving Cell 5: area(A) = area(Cell_1) + area(Cell_2) + area(Cell_5) = 11 Both moves respect the balance criterion, but Cell 1 is selected, moved, and fixed as a result of the tie-breaking criterion.



After Iteration *i* = 1: Partition $A_1 = \{2\}$, Partition $B_1 = \{1,3,4,5\}$, with fixed cell $\{1\}$.



Iteration $i = 1$				
Cell 2:	<i>FS</i> (Cell_2) = 2	<i>TE</i> (Cell_2) = 0	$\Delta g(\text{Cell}_2) = 2$	
Cell 3:	<i>FS</i> (Cell_3) = 0	<i>TE</i> (Cell_3) = 1	$\Delta g(\text{Cell}_3) = -1$	
Cell 4:	$FS(Cell_4) = 0$	<i>TE</i> (Cell_4) = 2	$\Delta g(\text{Cell}_4) = -2$	
Cell 5:	$FS(Cell_5) = 0$	<i>TE</i> (Cell_5) = 1	$\Delta g(\text{Cell}_5) = -1$	


Iteration i = 2


Cell 2 has maximum gain $\Delta g_2 = 2$, area(A) = 0, balance criterion is violated. Cell 3 has next maximum gain $\Delta g_2 = -1$, area(A) = 5, balance criterion is met. Cell 5 has next maximum gain $\Delta g_2 = -1$, area(A) = 9, balance criterion is met.


Move cell 3, updated partitions: $A_2 = \{2,3\}$, $B_2 = \{1,4,5\}$, with fixed cells $\{1,3\}$

VLSI Physical Design: From Graph Partitioning to Timing Closure


Chapter 2: Netlist and System Partitioning 53







Step 5: Find best move sequence $c_1 \dots c_m$ $G_1 = \Delta g_1 = 1$ $G_2 = \Delta g_1 + \Delta g_2 = 0$ $G_3 = \Delta g_1 + \Delta g_2 + \Delta g_3 = 1$ $G_4 = \Delta g_1 + \Delta g_2 + \Delta g_3 + \Delta g_4 = 1$ $G_5 = \Delta g_1 + \Delta g_2 + \Delta g_3 + \Delta g_4 + \Delta g_5 = 0.$



Maximum positive cumulative gain $G_m = \sum_{i=1}^m \Delta g_i = 1$

found in iterations 1, 3 and 4.

The move prefix m = 4 is selected due to the better balance ratio (area(A) = 5); the four cells 1, 2, 3 and 4 are then moved.

Result of Pass 1: Current partitions: $A = \{3,4\}$, $B = \{1,2,5\}$, cut cost reduced from 3 to 2.

VLSI Physical Design: From Graph Partitioning to Timing Closure

Chapter 2: Netlist and System Partitioning 57

Runtime difference between KL & FM

- Runtime of partitioning algorithms
 - KL is sensitive to the number of nodes and edges
 - FM is sensitive to the number of nodes and nets (hyperedges)
- Asymptotic complexity of partitioning algorithms
 - KL has cubic time complexity per pass
 - FM has linear time complexity per pass

Chapter 2 – Netlist and System Partitioning

- 2.1 Introduction
- 2.2 Terminology
- 2.3 Optimization Goals
- 2.4 Partitioning Algorithms
 - 2.4.1 Kernighan-Lin (KL) Algorithm
 - 2.4.2 Extensions of the Kernighan-Lin Algorithm
 - 2.4.3 Fiduccia-Mattheyses (FM) Algorithm

2.5 Framework for Multilevel Partitioning 2.5.1 Clustering 2.5.2 Multilevel Partitioning


2.5.2 Multilevel Partitioning


2.6 System Partitioning onto Multiple FPGAs


VLSI Physical Design: From Graph Partitioning to Timing Closure

2.5.1 Clustering

- To simplify the problem, groups of tightly-connected nodes can be clustered, absorbing connections between these nodes
- Size of each cluster is often limited so as to prevent degenerate clustering, i.e. a single large cluster dominates other clusters
- Refinement should satisfy balance criteria







Summary of Lecture 2

- Circuit netlists can be represented by graphs
- Partitioning a graph means assigning nodes to disjoint partitions
 - Total size of each partition (number/area of nodes) is limited
 - Objective: minimize the number connections between partitions
- Basic partitioning algorithms
 - Move-based, move are organized into passes
 - KL swaps pairs of nodes from different partitions
 - FM re-assigns one node at a time
 - FM is faster, usually more successful
- Multilevel partitioning
 - Clustering
 - FM partitioning
 - Refinement (also uses FM partitioning)
- Application: system partitioning into FPGAs
 - Each FPGA is represented by a partition