



Accelerated Computing



Memory and Data Locality

CUDA Memories

Objective

- To learn to effectively use the CUDA memory types in a parallel program
 - Importance of memory access efficiency
 - Registers, shared memory, global memory
 - Scope and lifetime

Review: Image Blur Kernel.

```
// Get the average of the surrounding 2xBLUR_SIZE x 2xBLUR_SIZE box
for(int blurRow = -BLUR_SIZE; blurRow < BLUR_SIZE+1; ++blurRow) {
    for(int blurCol = -BLUR_SIZE; blurCol < BLUR_SIZE+1; ++blurCol) {
        int curRow = Row + blurRow;
        int curCol = Col + blurCol;
        // Verify we have a valid image pixel
        if(curRow > -1 && curRow < h && curCol > -1 && curCol < w) {
            pixVal += in[curRow * w + curCol];
            pixels++; // Keep track of number of pixels in the accumu
        }
     }
    // Write our new pixel value out
    out[Row * w + Col] = (unsigned char)(pixVal / pixels);
```

How about performance on a GPU

- All threads access global memory for their input matrix elements
 - One memory accesses (4 bytes) per floating-point addition
 - 4B/s of memory bandwidth/FLOPS
- Assume a GPU with
 - Peak floating-point rate 1,600 GFLOPS with 600 GB/s DRAM bandwidth
 - 4*1,600 = 6,400 GB/s required to achieve peak FLOPS rating
 - The 600 GB/s memory bandwidth limits the execution at 150 GFLOPS
- This limits the execution rate to 9.3% (150/1600) of the peak floating-point execution rate of the device!
- Need to drastically cut down memory accesses to get close to the1,600 GFLOPS

Example – Matrix Multiplication



A Basic Matrix Multiplication

}

```
__global__ void MatrixMulKernel(float* M, float* N, float* P, int Width) {
    // Calculate the row index of the P element and M
    int Row = blockIdx.y*blockDim.y+threadIdx.y;
    // Calculate the column index of P and N
    int Col = blockIdx.x*blockDim.x+threadIdx.x;
    if ((Row < Width) && (Col < Width)) {
      float Pvalue = 0;
      // each thread computes one element of the block sub-matrix
      for (int k = 0; k < Width; ++k) {
           Pvalue += M[Row*Width+k]*N[k*Width+Col];
      }
      P[Row*Width+Col] = Pvalue;
    }
</pre>
```

Example – Matrix Multiplication

```
__global__ void MatrixMulKernel(float* M, float* N, float* P, int Width) {
    // Calculate the row index of the P element and M
    int Row = blockIdx.y*blockDim.y+threadIdx.y;
    // Calculate the column index of P and N
    int Col = blockIdx.x*blockDim.x+threadIdx.x;
    if ((Row < Width) && (Col < Width)) {
      float Pvalue = 0;
      // each thread computes one element of the block sub-matrix
      for (int k = 0; k < Width; ++k) {
         Pvalue += M[Row*Width+k]*N[k*Width+Col];
      }
      P[Row*Width+Col] = Pvalue;
    }
</pre>
```

}

A Toy Example: Thread to P Data Mapping



ILLINOI

💿 nvidia 🚽



Memory and Registers in the Von-Neumann Model



💿 NVIDIA

ILLIN I

Programmer View of CUDA Memories



🖉 NVIDIA 🛛 🚺 ILLINOIS

Declaring CUDA Variables

| Variable declaration | Memory | Scope | Lifetime |
|---------------------------------|----------|--------|-------------|
| int LocalVar; | register | thread | thread |
| deviceshared int SharedVar; | shared | block | block |
| device int GlobalVar; | global | grid | application |
| deviceconstant int ConstantVar; | constant | grid | application |

- ____device___ is optional when used with _____shared___, or ____constant____
- Automatic variables reside in a register
 - Except per-thread arrays that reside in global memory

Example: **Shared Memory Variable Declaration**

void blurKernel(unsigned char * in, unsigned char * out, int w, int h) {

shared float ds_in[TILE_WIDTH][TILE_WIDTH];

.... }

Where to Declare Variables?





Shared Memory in CUDA

- A special type of memory whose contents are explicitly defined and used in the kernel source code
 - One in each SM
 - Accessed at much higher speed (in both latency and throughput) than global memory
 - Scope of access and sharing thread blocks
 - Lifetime thread block, contents will disappear after the corresponding thread finishes terminates execution
 - Accessed by memory load/store instructions
 - A form of scratchpad memory in computer architecture

Hardware View of CUDA Memories









Module 4.2 – Memory and Data Locality

Tiled Parallel Algorithms

Objective

- To understand the motivation and ideas for tiled parallel algorithms
 - Reducing the limiting effect of memory bandwidth on parallel kernel performance
 - Tiled algorithms and barrier synchronization

Global Memory Access Pattern of the Basic Matrix Multiplication Kernel

Global Memory



Tiling/Blocking - Basic Idea



Divide the global memory content into tiles

Focus the computation of threads on one or a small number of tiles at each point in time

Tiling/Blocking - Basic Idea

Global Memory



Basic Concept of Tiling

- In a congested traffic system, significant reduction of vehicles can greatly improve the delay seen by all vehicles
 - Carpooling for commuters
 - Tiling for global memory accesses
 - drivers = threads accessing their memory data operands
 - cars = memory access requests



Some Computations are More Challenging to Tile

- Some carpools may be easier than others
 - Car pool participants need to have similar work schedule
 - Some vehicles may be more suitable for carpooling
- Similar challenges exist in tiling





Carpools need synchronization.

- Good: when people have similar schedule



Carpools need synchronization.

- Bad: when people have very different schedule



Same with Tiling

- Good: when threads have similar access timing



- Bad: when threads have very different timing

Barrier Synchronization for Tiling



Outline of Tiling Technique

- Identify a tile of global memory contents that are accessed by multiple threads
- Load the tile from global memory into on-chip memory
- Use barrier synchronization to make sure that all threads are ready to start the phase
- Have the multiple threads to access their data from the on-chip memory
- Use barrier synchronization to make sure that all threads have completed the current phase
- Move on to the next tile





Accelerated Computing

Memory Model and Locality

Tiled Matrix Multiplication

Objective

- To understand the design of a tiled parallel algorithm for matrix multiplication
 - Loading a tile
 - Phased execution
 - Barrier Synchronization

Matrix Multiplication



Tiled Matrix Multiplication

- Break up the execution of each thread into phases
- so that the data accesses by the thread block in each phase are focused on one tile of M and one tile of N

Μ

The tile is of BLOCK_SIZE elements in each dimension

Row



Loading a Tile

- All threads in a block participate
 - Each thread loads one M element and one N element in tiled code

Phase 0 Load for Block (0,0)

| N _{0,0} N _{0,1} N _{0,2} N _{0,3} N _{1,0} N _{1,1} N _{1,2} N _{1,3} | | N _{0,0} N _{0,1} | Shared Memory |
|--|--------------|--|--|
| $\frac{N_{2,0}}{N_{3,0}} \frac{N_{2,1}}{N_{3,1}} \frac{N_{2,2}}{N_{3,2}} \frac{N_{2,3}}{N_{3,3}}$ | Shared Memor | V | |
| M _{0,0} M _{0,1} M _{0,2} M _{0,3} M _{1,0} M _{1,1} M _{1,2} M _{1,3} | 0,0 №0,1 | $\begin{array}{c c} P_{0,0} & P_{0,1} \\ \hline P_{1,0} & P_{1,1} \end{array}$ | P _{0,2} P _{0,3} P _{1,2} P _{1,3} |
| $\begin{array}{c c} M_{2,0} & M_{2,1} & M_{2,2} & M_{2,3} \\ \hline M_{3,0} & M_{3,1} & M_{3,2} & M_{3,3} \end{array}$ | | $\begin{array}{c c} P_{2,0} & P_{2,1} \\ \hline P_{3,0} & P_{3,1} \end{array}$ | P _{2,2} P _{2,3} P _{3,2} P _{3,3} |

Phase 0 Use for Block (0,0) (iteration 0)



Phase 0 Use for Block (0,0) (iteration 1)

| N _{0,0} | N _{0,1} | N _{0,2} | N _{0,3} | | | N _{0,0} | N _{0,1} | Sha | ared N | Memory |
|------------------|------------------|------------------|------------------|--------------------|-------------------|------------------|-------------------------|-------------------------|-------------------------|-----------|
| N _{1,0} | $N_{1,1}$ | N _{1,2} | N _{1,3} | | | $N_{1,0}$ | N _{1,1} | OIR | arcu i | viciniory |
| N _{2,0} | $N_{2,1}$ | N _{2,2} | $N_{2,3}$ | | - | П | П | | | |
| N _{3,0} | $N_{3,1}$ | $N_{3,2}$ | $N_{3,3}$ | | | | | | | |
| | | _ | | Shared | Memory | | ┥┥┥╸ | _ | | |
| $M_{0,0}$ | $M_{0,1}$ | M _{0,2} | $M_{0,3}$ | M _{0,0} N | Л _{0, т} | р 0,0 | } 0 1 | P _{0,2} | P _{0,3} | |
| $M_{1,0}$ | $M_{1,1}$ | $M_{1,2}$ | $M_{1,3}$ | M _{1,0} N | ۸ _{1,1} | ? 1,0 | <mark>₽</mark> †,1 | P _{1,2} | P _{1,3} | |
| $M_{2,0}$ | $M_{2,1}$ | M _{2,2} | $M_{2,3}$ | | | P _{2,0} | P _{2,1} | P _{2,2} | P _{2,3} | |
| $M_{3,0}$ | $M_{3,1}$ | M _{3,2} | $M_{3,3}$ | | | $P_{3,0}$ | P _{3,1} | P _{3,2} | P _{3,3} | |

Phase 1 Load for Block (0,0)



Phase 1 Use for Block (0,0) (iteration 0)

| | | | | - | | | | |
|------------------|------------------|------------------|------------------|---|-------------|-----------------|------|---|
| N _{0,0} | N _{0,1} | N _{0,2} | N _{0,3} | | | | | |
| N _{1,0} | $N_{1,1}$ | N _{1,2} | N _{1,3} | | | | _ | |
| N _{2,0} | $N_{2,1}$ | N _{2,2} | N _{2,3} | | | | | |
| $N_{3,0}$ | $N_{3,1}$ | $N_{3,2}$ | $N_{3,3}$ | | | | | |
| | | | | | Share | ed Me | emor | ÿ |
| M _{0,0} | $M_{0,1}$ | M _{0,2} | $M_{0,3}$ | | $M_{0,z}$ | M 0,3 | | |
| ۸۸ | Μ. | Μ. | Μ. | | ۸۸ <u> </u> | | | |

 $M_{2,3}$

 M_3

 M_{21}

M٦

 $M_{2,2}$

M٦



Phase 1 Use for Block (0,0) (iteration 1)



Execution Phases of Toy Example

| | Phase 0 | | | | Phase 1 | | | |
|-----------------------|---|---|--|--|--|--|--|--|
| thread _{0,0} | $egin{array}{c} \mathbf{M}_{0,0} \ \downarrow \ \mathbf{Mds}_{0,0} \end{array}$ | $egin{array}{c} \mathbf{N}_{0,0} \ \downarrow \ \mathbf{Nds}_{0,0} \end{array}$ | $\begin{array}{l} PValue_{0,0} += \\ Mds_{0,0}*Nds_{0,0} + \\ Mds_{0,1}*Nds_{1,0} \end{array}$ | $\mathbf{M}_{0,2}$ \downarrow $\mathrm{Mds}_{0,0}$ | $\begin{vmatrix} \mathbf{N}_{2,0} \\ \downarrow \\ \mathbf{Nds}_{0,0} \end{vmatrix}$ | $\begin{array}{l} PValue_{0,0} += \\ Mds_{0,0}*Nds_{0,0} + \\ Mds_{0,1}*Nds_{1,0} \end{array}$ | | |
| thread _{0,1} | $\begin{matrix} \mathbf{M_{0,1}} \\ \downarrow \\ Mds_{0,1} \end{matrix}$ | $\begin{array}{c} \mathbf{N_{0,1}} \\ \downarrow \\ \mathbf{Nds_{1,0}} \end{array}$ | $\begin{array}{l} PValue_{0,1} += \\ Mds_{0,0}*Nds_{0,1} + \\ Mds_{0,1}*Nds_{1,1} \end{array}$ | $\mathbf{M}_{0,3}$ \downarrow $\mathrm{Mds}_{0,1}$ | $\begin{matrix} \mathbf{N_{2,1}} \\ \downarrow \\ \mathbf{Nds}_{0,1} \end{matrix}$ | $\begin{array}{l} PValue_{0,1} += \\ Mds_{0,0}*Nds_{0,1} + \\ Mds_{0,1}*Nds_{1,1} \end{array}$ | | |
| thread _{1,0} | $\begin{matrix} \mathbf{M_{1,0}} \\ \downarrow \\ Mds_{1,0} \end{matrix}$ | $\begin{array}{c} \mathbf{N_{1,0}} \\ \downarrow \\ \mathbf{Nds}_{1,0} \end{array}$ | $\begin{array}{l} PValue_{1,0} += \\ Mds_{1,0} * Nds_{0,0} + \\ Mds_{1,1} * Nds_{1,0} \end{array}$ | $\mathbf{M_{1,2}} \\\downarrow \\ \mathbf{Mds}_{1,0}$ | $\begin{matrix} \mathbf{N_{3,0}} \\ \downarrow \\ \mathbf{Nds}_{1,0} \end{matrix}$ | $\begin{array}{l} PValue_{1,0} += \\ Mds_{1,0}*Nds_{0,0} + \\ Mds_{1,1}*Nds_{1,0} \end{array}$ | | |
| thread _{1,1} | $\mathbf{M}_{1,1}$ \downarrow $Mds_{1,1}$ | $\begin{array}{c} \mathbf{N_{1,1}} \\ \downarrow \\ \mathbf{Nds}_{1,1} \end{array}$ | $\begin{array}{l} PValue_{1,1} += \\ Mds_{1,0}*Nds_{0,1} + \\ Mds_{1,1}*Nds_{1,1} \end{array}$ | $\mathbf{M}_{1,3}$ \downarrow $\mathrm{Mds}_{1,1}$ | $\begin{array}{c} \mathbf{N_{3,1}} \\ \downarrow \\ \mathbf{Nds}_{1,1} \end{array}$ | $\begin{array}{l} PValue_{1,1} += \\ Mds_{1,0}*Nds_{0,1} + \\ Mds_{1,1}*Nds_{1,1} \end{array}$ | | |

time

Execution Phases of Toy Example (cont.)

| | Phase 0 | | | Phase 1 | | |
|-----------------------|---|--|--|--|--|--|
| thread _{0,0} | $\begin{array}{c} \mathbf{M_{0,0}} \\ \downarrow \\ \mathbf{Mds}_{0,0} \end{array}$ | $egin{array}{c} \mathbf{N}_{0,0} \ \downarrow \ \mathbf{Nds}_{0,0} \end{array}$ | $\begin{array}{l} PValue_{0,0} += \\ Mds_{0,0}^*Nds_{0,0} + \\ Mds_{0,1}^*Nds_{1,0} \end{array}$ | $\mathbf{M}_{0,2}$ \downarrow $\mathrm{Mds}_{0,0}$ | $\begin{matrix} \mathbf{N_{2,0}} \\ \downarrow \\ \mathbf{Nds}_{0,0} \end{matrix}$ | $\begin{array}{l} PValue_{0,0} += \\ Mds_{0,0}*Nds_{0,0} + \\ Mds_{0,1}*Nds_{1,0} \end{array}$ |
| thread _{0,1} | $\begin{array}{c} \mathbf{M_{0,1}}\\ \downarrow\\ \mathbf{Mds_{0,1}} \end{array}$ | $egin{array}{c} \mathbf{N_{0,1}} \ \downarrow \ \mathbf{Nds_{1,0}} \end{array}$ | $\begin{array}{l} PValue_{0,1} += \\ Mds_{0,0} * Nds_{0,1} + \\ Mds_{0,1} * Nds_{1,1} \end{array}$ | M _{0,3} ↓ Mds _{0,1} | $\begin{matrix} \mathbf{N_{2,1}} \\ \downarrow \\ \mathbf{Nds}_{0,1} \end{matrix}$ | $\begin{array}{l} PValue_{0,1} += \\ Mds_{0,0}*Nds_{0,1} + \\ Mds_{0,1}*Nds_{1,1} \end{array}$ |
| thread _{1,0} | $\begin{array}{c} \mathbf{M_{1,0}} \\ \downarrow \\ \mathbf{Mds}_{1,0} \end{array}$ | $\begin{matrix} \mathbf{N_{1,0}} \\ \downarrow \\ Nds_{1,0} \end{matrix}$ | $\begin{array}{l} PValue_{1,0} += \\ Mds_{1,0}^*Nds_{0,0} + \\ Mds_{1,1}^*Nds_{1,0} \end{array}$ | $\mathbf{M_{1,2}} \\\downarrow \\ \mathbf{Mds}_{1,0}$ | $\begin{matrix} \mathbf{N_{3,0}} \\ \downarrow \\ \mathbf{Nds}_{1,0} \end{matrix}$ | $\begin{array}{l} PValue_{1,0} += \\ Mds_{1,0} * Nds_{0,0} + \\ Mds_{1,1} * Nds_{1,0} \end{array}$ |
| thread _{1,1} | $\begin{matrix} \mathbf{M}_{1,1} \\ \downarrow \\ Mds_{1,1} \end{matrix}$ | $\begin{vmatrix} \mathbf{N}_{1,1} \\ \downarrow \\ \mathrm{Nds}_{1,1} \end{vmatrix}$ | $\begin{array}{l} PValue_{1,1} += \\ Mds_{1,0}^*Nds_{0,1} + \\ Mds_{1,1}^*Nds_{1,1} \end{array}$ | $\mathbf{M}_{1,3} \\\downarrow \\ \mathbf{M}ds_{1,1}$ | $\begin{vmatrix} \mathbf{N}_{3,1} \\ \downarrow \\ \mathbf{N}ds_{1,1} \end{vmatrix}$ | $PValue_{1,1} += Mds_{1,0}*Nds_{0,1} + Mds_{1,1}*Nds_{1,1}$ |

time

Shared memory allows each value to be accessed by multiple threads

Barrier Synchronization

- Synchronize all threads in a block
 ___syncthreads()
- All threads in the same block must reach the ____syncthreads() before any of the them can move on
- Best used to coordinate the phased execution tiled algorithms
 - To ensure that all elements of a tile are loaded at the beginning of a phase
 - To ensure that all elements of a tile are consumed at the end of a phase



GPU Teaching Kit

Accelerated Computing



The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.